DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

DECEMBER 1983 - REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent $J-\overline{K}$ positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and \overline{K} inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and \overline{K} inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding \overline{K} and tying J high. They also can perform as D-type flip-flops if J and \overline{K} are tied together.


The SN54109 and SN54LS109A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74109 and SN74LS109A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)


	IN	OUTI	PUTS			
PRE	CLR	CLK	J	K	a	ā
T	H	х	x	X) H	L
Н	L	х	Х	X	L	н
Ł	L	×	X	X	Нţ	Нţ
н	н	t	L	L	L	н
H	Н	t	Н	L	TOGG	iLE
н	н	Ť	Ł	н	_00	ದ್ರ
Н	Н	Ť	Н	н	H	ᆫ
Н	Н	L	Х	Х	<u></u>	ō₀

 $^{^\}dagger$ The output levels in this configuration are not guaranteed to meet the minimum levels for VOH if the lows at preset and clear are near VIL maximum. Furthermore, this configuration is nonstable; that is, it will not persist when preset or clear return to their inactive (high) level.


SN54109, SN54LS109A . . . J OR W PACKAGE SN74109 . . . N PACKAGE SN74LS109A . . . D OR N PACKAGE (TOP VIEW)



SN54LS109A . . . FK PACKAGE (TOP VIEW)




logic symbol‡




[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


logic diagram (positive logic)




schematics of inputs and outputs



109





Supply voltage, VCC (see Note 1)			 	7 V
Input voltage: '109			 	5.5 V
'LS109A			 	7 V
Operating free-air temperature range:	SN54'	,	 	- 55°C to 125°C
Storage temperature range			 	- 65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



SN54109, SN74109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

			SN54109			I			
			MIN	MIN NOM MAX MIN NOM M	09 MAX 5.25 0.8 - 0.8 16	UNIT			
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	·	2			2			V
VIL	Low-level input voltage				8.0			0.8	V
ІОН	High-level output current				- 0.8			- 0.8	mΑ
IOL	Low-level output current				16			16	mA
	Pulse duration	CLK high or low	20			20			
tw	ruise duration	PRE or CLR law	20			20		_ 0.8	nş
tsu	Input setup time before CLK 1		10			10			ns
th	Input hold time-data after CLK†		6			6			ns
TΑ	Operating free-air temperature		~ 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†			SN5410	9		9			
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
Vικ		V _{CC} = MIN,	I _I = — 12 mA				— 1.5			- 1.5	V
νон		V _{CC} = MIN, I _{OH} = - 0.8 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,	2.4	3.4		2.4	3.4		V
Vol		V _{CC} = MIN, I _{OL} = 16 mA	V _{IH} = 2 V,	V _I = 0.8 V,		0.2	0.4		0.2	0.4	٧
Ίį		V _{CC} = MAX,	V ₁ = 5.5 V				1			1	mA
	Jor K						40		_	40	
1	CLR	V MAY	V ₁ = 2.4 V			160			160		
ΉΗ	PRE or CLK	▼CC - MIAA,					80			80	μA
	Jor ₹						- 1.6			- 1.6	
	CLR1	V MAY	V. = 6.4.V				-4.8			4.8	mΑ
l (E	PRE¶	V _{CC} = MAX,	V = 0.4 V				- 3.2			- 3.2	'
	CLK		_				- 3.2			- 3.2	
los§		V _{CC} = MAX			- 30		- 85	30		- 85	mΑ
Icc#		V _{CC} = MAX,	See Note 2			9	15		9	15	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: With all outputs open. ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded,

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT									
^f max				25	33		MHz									
t _{PLH}	PRE	Q			10	15	ns									
^t PHL	CLR		à			23	35	ns								
tPLH		CLB	CLB	CLB	CLB	CLB	CLB	ci B	CLB	CIB	ā	$H_L = 400 \Omega$, $C_L = 15 pF$		10	15	ns
tPHL		đ			17	25	ns									
^t PLH	CLK	Qorā			10	16	ns									
^t PHL	SER	Q SF Q	<u></u>		18	28	ns									

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time.

I Clear is tested with preset high and preset is tested with cleer high,

[#] Average per flip-flop.

SN54LS109A, SN74LS109A DUAL J- \overline{K} POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

	 -		SN54LS109A			SN74LS109A			
			MIN	MOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voitage		2			2			V
٧ıĻ	Low-level input voltage				0.7			0.8	V
ТОН	High-level output current				-0.4			- 0.4	mA
loL	Low-level output current				4		-	8	mA
folock	Clock frequency		0		25	0		25	MHz
_	0.11-	CLK high	25			25			
tw	Pulse duration	PRE or CLR low	25	-		25			กร
	Secretary before CLV t	High-level data	35			35			
t _{su} Setup tii	Setup time before CLK 1	Low-level data	25			25			ns
th	Hold time-data after CLK †		5			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]			SN	154LS10)9A	1S	UNIT		
PARAMETER	1	LEST COMPLIED	INS'	MIN	TYP#	MAX	MIN	TYP#	MAX	וואטן
Vik	VCC - MIN,	I _I = - 18 mA				– 1.5			- 1.5	V
VOH	V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{IH} = 2 V,	V _{IL} = MAX,	2.5	3,4		2.7	3.4		٧
	V _{CC} = MIN, I _{OL} = 4 mA	VIL = MAX,	V _{IH} = 2 V,		0,25	0,4		0.25	0.4	
VOL	V _{CC} = MIN, I _{OL} = 8 mA	VIL = MAX,	V _{1H} = 2 V,					0.35	0.5	V
J, K or CLK	Vcc = MAX,	V ₁ = 7 V				0.1			0.1	
CLR or PRE	ACC - MYY					0.2	Ţ		0.2	mΑ
J, R or CLK	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	
TIH CLR or PRE	VCC - IVIAA.	V - 2.7 V				40			40	μΑ
J, K or CLK	VCC = MAX,	V ₁ = 0.4 V				- 0.4			- 0.4	
CLR or PRE	YCC - MAA,	V - 0.4 V				- 0.8		-	- 0.8	- mA
los §	VCC = MAX,	See Note 4		- 20	_	- 100	- 20		- 100	mA
ICC (Total)	V _{CC} = MAX,	See Note 2			4	8		4	8	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_O = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively with the minimum and maximum limits reduced to one half of their stated values.

switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
f _{max}				25	33		MHz
^t PLH	ČLA, PRE	Q or $\overline{\mathbf{Q}}$	$R_L = 2 k\Omega$, $C_L = 15 pF$		13	25	ns
[†] PHL	or CLK				25	40	пѕ

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated